WEKO3
アイテム
Structure and non-blocking properties of bidirectional unfolded two-stage switches
http://hdl.handle.net/10295/00006194
http://hdl.handle.net/10295/000061949167c783-e228-4414-bfac-fa97a0d0790f
| 名前 / ファイル | ライセンス | アクション |
|---|---|---|
riA_2022_9.pdf (469.0 kB)
|
|
| Item type | 学術雑誌論文 / Journal Article(1) | |||||
|---|---|---|---|---|---|---|
| 公開日 | 2023-02-19 | |||||
| タイトル | ||||||
| タイトル | Structure and non-blocking properties of bidirectional unfolded two-stage switches | |||||
| 言語 | en | |||||
| 言語 | ||||||
| 言語 | eng | |||||
| 資源タイプ | ||||||
| 資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
| 資源タイプ | journal article | |||||
| アクセス権 | ||||||
| アクセス権 | open access | |||||
| アクセス権URI | http://purl.org/coar/access_right/c_abf2 | |||||
| 作成者 |
Koloko, Labson
× Koloko, Labson× Obara, Hitoshi× Kumagai, Seiji |
|||||
| 内容記述 | ||||||
| 内容記述タイプ | Abstract | |||||
| 内容記述 | Two-stage switch networks are an emerging design option for relatively small-capacity space switches. They are classified into two categories: folded and unfolded. Although folded switches have been well studied, research on unfolded two-stage switch networks (UTSNs) remains limited. Here, non-blocking UTSNs are considered. First, a new UTSN design is presented that consists of input and output switch modules (ISMs and OSMs) using bidirectional switching techniques. The proposed UTSN is represented by B(n, m, r), where n, m, and r denote the number of input ports of the ISM, number of OSMs, and number of ISMs, respectively. Second, the maximum number of rearrangements for B(n, n, r) is proved to be L(r-1)/2(n-1)<SIC> RIGHT FLOOR in general, whereas it is limited to two when n >= r. The strictly non-blocking condition for B(n, m, r) to be m >= n + 1 is also determined. Finally, it is shown that the switch hardware complexity becomes minimal at n=N/2 and saturates at N-2/2 as N -> infinity. | |||||
| 言語 | en | |||||
| 出版タイプ | ||||||
| 出版タイプ | VoR | |||||
| 出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 | |||||
| 書誌情報 |
en : Electronics Letters 巻 57, 号 20, p. 776-778, 発行日 2021 |
|||||
| 収録物識別子 | ||||||
| 収録物識別子タイプ | ISSN | |||||
| 収録物識別子 | 0013-5194 | |||||
| 出版者 | ||||||
| 出版者 | John Wiley and Sons Inc | |||||
| 関連情報 | ||||||
| 関連タイプ | isIdenticalTo | |||||
| 識別子タイプ | DOI | |||||
| 関連識別子 | https://doi.org/10.1049/ell2.12258 | |||||
| 権利情報 | ||||||
| 権利情報 | This is an open access article under the terms of the Creative CommonsAttribution License, which permits use, distribution and reproduction inany medium, provided the original work is properly cited. | |||||
